An Approach towards Improved Cyber Security by Hardware Acceleration of Open SSL Cryptographic Functions
A. Thirueelakandan1, T. Thirumurugan2
1A. Thiruneelakandan, Department of Electronics and Communication Engineering, Surya Group of Institutions, TamilNadu, India.
2T. Thirumurugan, Department of Electronics and Communication Engineering, Surya Group of Institutions, TamilNadu, India.
Manuscript received on April 15, 2012. | Revised Manuscript received on April 20, 2012. | Manuscript published on May 05, 2012. | PP: 104-107 | Volume-2 Issue-2, May 2012 . | Retrieval Number: B0552042212/2012©BEIESP
Open Access | Ethics and Policies | Cite
© The Authors. Published By: Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Providing improved Information Security to the rapidly developing Cybernet System has become a vital factor in the present technically networked world. The information security concept becomes a more complicated subject when the more sophisticated system requirements and real time computation speed are considered. In order to solve these issues, lots of research and development activities are carried out and cryptography has been a very important part of any communication system in the recent years. Cryptographic algorithms fulfill specific information security requirements such as data integrity, confidentiality and authenticity. This work proposes an FPGA-based VLSI Crypto-System, integrating hardware that accelerates the cryptographic algorithms used in the SSL/TLS protocol. SSL v3 and TLS v1 protocol is deployed in the proposed system powered with a Nios-2 soft-core processor. The cipher functions used in SSL-driven connection are the Scalable Encryption Algorithm (SEA), Message Digest Algorithm (MD5), Secured Hash Algorithm (SHA2). These algorithms are accelerated in the VLSI Crypto-System that is on an Altera Cyclone III FPGA DE2 development board. The experimental results shows that, by hardware acceleration of SEA, MD5 and SHA2 cryptographic algorithms, the VLSI Crypto-System performance has increased in terms of speed, optimized area and enhanced level security for the target Cybernetic application.
Keywords: Cryptographic algorithm, Hardware accelerator, SSL/TLS protocol, CtoH Compiler, VLSI Crypto – System.