Low Voltage, High Bandwidth & Input Impedance CMOS Differential Amplifier at NANO Scale
Adil Zaidi1, Divakar Veer Vikram Singh2, Firoz3, Dileep Kumar4, Veerandra Pratap5
1Adil Zaidi, Department of Electronics and communication Engineering, CET-IILM-AHL, GreaterNoida Uttar Pradesh, India.
2Divakar veer, Vikram singh, B.TECH in Electronics & Communication from CET-IILM-AHL Greater Noida Uttar Pradesh. summer training from B.H.E.L IP Jagdishpur, Sultanpur U.P. India.
3Firoz is pursuing B.TECH in Electronics & Communication from CET-IILM-AHL Greater Noida Uttar Pradesh. summer training from B.H.E.L IP Jagdishpur, Sultanpur U.P. India.
4Dileep Kumar is pursuing B.TECH in Electronics & Communication from CET-IILM-AHL Greater Noida Uttar Pradesh. summer training from B.H.E.L IP Jagdishpur, Sultanpur U.P. India.
5Veerandra pratap is pursuing B.TECH in Electronics & Communication from CET-IILM-AHL Greater Noida Uttar Pradesh. summer training from CETPA Noida U.P. India.
Manuscript received on April 05, 2013. | Revised Manuscript received on April 28, 2013. | Manuscript published on May 05, 2013. | PP: 347-354 | Volume-3, Issue-2, May 2013. | Retrieval Number: B1553053213/2013©BEIESP
Open Access | Ethics and Policies | Cite
© The Authors. Published By: Blue Eyes Intelligence Engineering and Sciences Publication (BEIESP). This is an open access article under the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/4.0/)
Abstract: Since analog circuits have proved primarily essential in many of today’s high complex performance systems. This paper demonstrate designing and simulation of low power CMOS technology based differential amplifier at nano scale of different channel length(45nm,32nm,22nm) via applying various supply voltages i.e. 1.1V, 0.95V , 0.9V respectively. Here the high input impedance, low power dissipation circuit is mainly characterized in terms of common mode rejection ratio (CMRR), voltage gain and gain band width product .The input impedance calculated are in the range of 190 GΩ (giga ohm), cut off frequency (-3db) approximately greater than 50 MHz (mega hertz) and average power dissipation in the order of less than 130 µw (micro watt). The simulation result shows that all transistors are operated in saturation region, with this unique behavior of MOSFET transistor operating in this region not only allows a designer to work at a low voltage but also at a high frequency. Finally, the analog design consists of low operating voltages via very deep sub micron (nano scale) technology.. The simulation is carried out using PTM Low Power 45nm, 32nm, & 22nm Metal Gate / High-K / Strained-Si technology with H-spice. A Matlab tool is also used to plot the graph of various parameters at different channel length in two dimensions (2-D).
Keywords: Very deep sub-micron (VDSM), Nanoelectronics, Scaling.